

[illegible]

THE UNIVERSITY OF CHICAGO

[illegible]

THE UNIVERSITY OF CHICAGO

[illegible]

5

5

W

10

15

W

signal input, a resetting input to which a signal for
5 resetting the microprocessor is applied, and a signal
output,

the first flip-flop circuit having its clock
input connected to the output of the address decoder
responsible for selecting the register associated with
10 said protection circuit and its signal input that
receives a signal corresponding to a logic " 1 "

and the second flip-flop circuit having its
clock input connected to the signal output of the first
flip-flop circuit, its signal input which receives the
15 output signal of the comparator circuit and its output
signal which thus delivers the output signal of the
comparator circuit up to the next resetting of the
microprocessor.

8. A microprocessor according to claim 7,
wherein the second means comprises an AND type two-
input logic gate having its first input is connected to
the output of the address decoder which has the task of
5 selecting the register associated with said protection
circuit, its second input is connected through a delay
circuit to the output signal of the second flip-flop
circuit of the first means, and its output connected to
the selection input of the associated register.

9. A microprocessor according to claim 8,
wherein said delay circuit is a shift register
synchronized with the operations for the selection of
said register.

*add
01*